SCPN-MIF-CORE: Deterministic Phase Synchronisation and Sub-50 ns FPGA Trigger Synthesis for High-Beta Pulsed Plasmas

Abstract

SCPN-MIF-CORE provides deterministic phase synchronisation and hardware synthesis for high-beta pulsed plasmas, targeting sub-50-nanosecond combinatorial sensor-to-actuator triggering on AMD Xilinx UltraScale+ FPGAs. It discards steady-state Grad-Shafranov logic in favour of rigid-rotor field-reversed-configuration equilibrium and two-fluid Hall-MHD with non-adiabatic flux evolution, and compiles Kuramoto kinematic merging models into bit-true Q8.8 SystemVerilog through the sibling sc-neurocore engine. The framework carries a multi-language compute chain (Python reference, Rust runtime, Julia/Go polyglot-parity references), 100% test coverage, libFuzzer harnesses for untrusted-input surfaces, and Lean 4 formal-verification gates.

Links

Evidence bundles

The following bundles are linked from this publication. Each one carries a studio.*.v1 envelope with claim boundary, evidence kind, and empirical level.